



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/674,647	09/30/2003	Kwang Su Choe	YOR920030293US1 (16818)	4796
7590	04/08/2008			EXAMINER
Steven Fischman, ESQ. Scully, Scott, Murphy and Presser 400 Garden City Plaza Garden City, NY 11530				PADGETT, MARIANNE L
			ART UNIT	PAPER NUMBER
				1792
			MAIL DATE	DELIVERY MODE
			04/08/2008	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/674,647	<b>Applicant(s)</b> CHOE ET AL.
	<b>Examiner</b> MARIANNE L. PADGETT	<b>Art Unit</b> 1792

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 3/19/2008 & 2/12/2008.

2a) This action is FINAL.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-11 and 13-25 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-11 and 13-25 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_

5) Notice of Informal Patent Application  
 6) Other: \_\_\_\_\_

Art Unit: 1792

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 3/19/2008 has been entered.

As noted in the advisory action of 3/7/2008, the amendments to the claims created the new issues of: (i) changing the scope of the structure of the Si-containing substrate, from one that may alternatively have vacancies or voids in a region, to one where the region containing the vacancies or voids is necessarily porous, which was not previously required; and (ii) putting the limitation of claim 12 into all independent claims 1 & 23-24, such that all of the claims now require a more restricted ion implantation dosage, which did not previously need to be considered with independent claims 23 or 24, nor dependent claims 2-11 & 13-22.

These amendments overcome the previous rejection of claims with respect to Ikeda Tadashi (JP 09-064323), as limitation of claim 12 was not previously rejected with respect to this reference.

The amendment of all independent claims to require the region of vacancies or voids to be porous would **appear** to remove the 102(b) or (e) rejections over Sadana et al. (5,930,643) or Norcott et al. (6,486,037 B2), respectively, as the processes therein were directed to creating vacancies, as an interstitial vacancies & disclosures did not discuss creating porosity, **however we must** consider this with respect to what applicants mean by "**porous**", which is **further** limited by claim 7, where this **dependent** claim states "said porous region of vacancies or voids has a **porosity of about 0.01 % or greater**". Note this claim is consistent with the original specification [0013], which states "a large concentration (**on the order of about 0.01 % or greater**) of vacancies or voids. The terms '**vacancies**' and '**voids**' are **interchangeably** used in the present invention to did now at a porous Si region" (emphasis added), hence porous must be read in light of both the specification & dependent claim 7. Note as "on the order of

"about" might be considered to be make the defined range of the specification slightly broader than that of dependent claim 7, dependent claim 7 will not be considered to be not further limiting to the independent claim.

While the examiner finds it doubtful that porosities as low as about 0.01 % (0.01 void volume/100 parts total volume) would be called porous by most people or one of ordinary skill of the art, that as **claimed** the porosity region of the independent claims may have a porosity of 0.01 % (i.e. a density of 99.99 % of theoretical) or even lower porosity, since the dependent claim is required to further limit the independent claim, thus the independent claims porosity region necessarily includes **porosity** of <0.01 % (i.e. 0.009, or 0.001, etc.), as all greater porosities are encompassed by the necessarily narrower range of the dependent claim. Considering the claimed & defined values, plus the taught interchangeability of vacancies & voids in the specification for the present invention, the examiner must conclude that it is the intent of the application as filed to include substrates having vacancies, such as interstitial vacancies or defects, as being considered porous, thus upon reconsideration in light of the specification, the examiner cannot consider the amendment of the independent claims to include the description of "porous" inserted before "region of vacancies or voids" to make any difference in the scope of the claims.

The references of Ulyashin et al. (6,806,171 B1: col. 4, line 62-col. 5, line 67, especially lines 1-5 & 54-60 calling 1-10% low porosity); Balucani (2008/0012114 A1: [0103-104] defining needs for calculating porosity & considering relatively low porosity to be lower than 40 %) and Siuzdak et al. (6,288,390 B1: col. 11, line 4-col. 12, line 48 teaching a minimum porosity of 4 % for silicon to be porous) are instructive for what is commonly considered porous or low porosity, however as applicant has been their own lexicographer, for purposes of examination we must consider the values as defined by applicants' specification.

2. With respect to the Declaration under 1.131, the declaration is deficient because:

The evidence submitted is insufficient to establish applicant's alleged actual reduction to practice of the invention in this country or a NAFTA or WTO member country after the effective date (12/30/2002) of the Bendersnagel et al. (6,80,0518 B2) reference.

(i) the declaration must contain an allegation that the acts relied upon to establish the date prior to the reference or activity were carried out in this country or in a NAFTA country or in a WTO member country. See MPEP 715.07(c) & 35 USC 104.

(ii) The supplied exhibits are ineffective for showing all features of the independent claims as asserted in the declaration. Particularly, the claimed thickness range of "about 100 nm or less" was not found in the evidence of conception & reduction to practice. Other problems were also noted with respect to the supplied evidence, specifically, in section 3 applicants state that exhibit A is supposed to teach the basic features of claims 1, 23 & 24, however exhibit A (Disclosure YOR8-2001-0417) specifically states NO ion implantation is necessary to form the SOI substrate, hence is completely contrary to the claimed invention. Although exhibit B (Disclosure YOR8-2001-0812) does contain most of the features of the independent claims, including  $<1E17 \text{ cm}^2$  which encompasses the claim dosage as in the proposed amendment, as well as a specific example ( $5E17\text{cm}^2$ ), which is one and of the dosage range originally claim 12, it only creates buried oxide layers of  $<500 \text{ A}$ , i.e. 50 nm or less, thus does not provide for all of the **claimed thickness** range. Also exhibit B is **incomplete**, as the declaration indicates that electron micrographs are supposed to be attached to it & part of the exhibit, how the effort there are none in the PTO scanned file & while the examiner assumes that the three little framed pictures of eyes in exhibit B are icons that presumably lead to these micrographs on applicants' computer, but the photocopy of these icons is quite useless to the examiner. If the missing evidence (rest of the thickness range) is present on the electron micrographs, it cannot be determined by the examiner as they are not present in the PTO file, nor were they apparently submitted with the After Final, as the number of pages in the filed matches the number of pages listed as submitted on the electronic acknowledgment receipt.

Art Unit: 1792

(iii) While not an error detrimental to the effectiveness of the 1.131 Declaration, applicants should note that the effect of filing date of USPN 6,800,518 to Bendernagle et al. is December 30, 2002, not December 20, 2002 (so applicants were still swearing to a date that was before the patent filing date).

Therefore, the response does not remove rejections based on Bendernagel et al., because the 1.131 Declaration was deficient, hence Bendernagel et al. remains prior art.

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.  
(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 1-11, 13-15 & 18-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Houston et al. (2002/0086463 A1), initially discussed in section 6 of the action mailed 6/14/2007, optionally in view of Sadana et al. (5,930,643).

As previously discussed, Houston et al. teach making an silicon-on-insulator (SOI) wafer, where a first layer of porous silicon is formed by anodizing a boron (i.e., p-type) doped silicon wafer using a HF solution, such that the depth of the porous silicon is controlled by the timing of the anodization treatment or by limiting the depth of the boron doping, where thicknesses in the range of nanometers to microns can be obtained ([0006]; [0016]). Houston et al. teach that the anodizing process can result in cracks on the surface of the porous silicon, hence they employ a "prebake" process that fills up surface pores with migrated silicon atoms in order to reduce the surface energy. This "prebake" process seals the surface; may employ a hydrogen ambient; and the sealed surface may provide a starting point for subsequent epitaxial growth of a layer on the surface, where the quality of the epitaxial layer may depend on the surface pore filling during the sealing bake ([0006]; [0018-19]; [0022]). The epitaxial semiconductor layer may be deposited on the sealed surface either before or after oxygen ion implanting, where the ion implanting may be carried out via plasma oxygen implant or other oxygen implanting methods, with the oxidizing species derived from molecular oxygen or other sources, such as ozone or N<sub>2</sub>O, and where oxygen doses may be on the order of 10<sup>17</sup>-10<sup>18</sup> oxygen ions per cm<sup>2</sup> ([0006]; [0016]; [0020]; 0023-25) & [0031]), which is slightly higher than the now required claimed dosages of "about 1E16 to about 5E16" = about 10<sup>16</sup>-about 5x10<sup>16</sup>. The oxidation process, which forms the buried oxide layer from the implanted oxygen is completed by high-temperature anneal, which appears to use temperatures on the order of 1000°C for about 30 minutes ([0006] & [0020]). Houston et al. teach their process provides a number of advantages ([0007-11]), inclusive of aiding a planarity, sharp definition of the oxide layer, etc.

The teachings of Houston et al. differ from the present claims by not providing a specific thickness for the porous layer or the resultant buried oxide layer produced by its oxygen implantation &

anneal, however as Houston et al. teach means for controlling the thickness of the porous layer, hence the buried oxide layer, suggesting its thickness measurements can be in the range of **nanometers**, it would have been obvious to one of ordinary skill in the art that contemplated thicknesses for the buried oxide layer include thicknesses as claimed of about 100 nm or less, as the teachings of nanometer range is suggestive thereof & as the intended use relates to integrated circuit structures where such thicknesses would have been considered typical for typical desired miniaturization of circuit designs.

Houston et al. did not provide claimed parameters for current densities for the anodization process nor for the ion implantation process, nor ion beam energy as for implantation, nor temperatures for baking to seal the porous surface in the hydrogen ambient, however given the taught process of Houston et al., one of ordinary skill in the art would have been expected to employ routine experimentation to determine necessary parameters not explicitly given, such as current densities, energies & temperatures, in order to employ the taught procedure to produce the taught results, which would have been expected to be inclusive of claimed ranges, as no critical differences seen in their effects from those claim. Note that Houston et al.'s teaching of the implanting oxygen with plasma or other ion implantation methods, would have been suggestive to one of ordinary skill in the art of oxygen plasmas or oxygen ion beams to effect the oxygen implantation, where the **parameters** of either technique would have been **optimized to produce doses on the order** claim, noting that in paragraph [0006] Houston et al. teach implantation of low oxygen doses, and that the  $10^{18}$  O ions/cm<sup>2</sup> is considered to be a relatively heavy dose [0020], which teachings would suggest to one of ordinary skill an apparent preference for the lower end of the taught dosage range. Optionally, it would've been obvious to one of ordinary skill in the art to consider effective processing parameters as employed in analogous techniques, such as in USPN 5,930,643 by Sadana et al. (discussed below & in previous rejections), as this reference provides teachings showing that slightly lower doses of oxygen ion implantation ( $\sim 5E16$ ) have been known to be effectively produce ion implanted regions to be used successfully in analogous processing techniques,

hence it would've been further obvious to one of ordinary skill in the art that values as claimed which are somewhat lower than Houston et al.'s taught "on the order of  $10^{17}$  oxygen ions/cm<sup>2</sup>, especially considering that the nomenclature "on the order of" is analogous to "about" & applied to the entire  $10^{17}$  value, with Sadana et al. (643) showing usefulness of lower & overlapping dosages.

It is noted that while Houston et al. has much discussion on growing of an epitaxial layer (epi layer), its material is generally not identified, although [0023 & 25] refers to it as an epitaxial semiconductor layer, but [0024] in the same sequence only refers to a semiconductor layer, not mentioning epitaxial, while [0006] also does not discuss an epitaxial layer in the process sequence, instead discusses forming a thin silicon film by standard deposition techniques on the sealed porous silicon layer, hence growth of an epitaxial silicon layer on the sealed H-prebaked surface is considered taught or suggested by Houston et al., or alternatively obvious due to the overlapping of the teachings for the desired deposit on the sealed surface as presented above.

In the 10/15/2007 arguments in the paragraph bridging pages 7-8, applicants stated "that Houston at paragraph 0016 teaches that the thickness of the porous layer may be in a range of **nanometers** to microns, which is indicative of a greater thickness than the nanometers thickness proposed by the examiner. Since a thickness in a micron range is greater than the '100 nm or less' thickness recited by applicant..." (emphasis added), which statement was considered inaccurate, illogical or mistaken, as a range of thicknesses including nanometer thicknesses cannot be said to be indicative of thicknesses that are only in the micron range, which would be one interpretation of what applicants appear to be trying to say. Alternatively, if applicants were trying to argue that the teachings of Houston include values larger than applicants claim, this was not convincing, because the nanometer values taught to be useful by Houston may be inclusive of those taught to be useful by applicants and are clearly not restricted to microns, since teaching values excluded by applicants' claims, does not negate alternative teachings that are included by applicants claims. Applicants provided no convincing arguments concerning why one should

disregard the nanometers teaching from Houston's generic range, & only consider the microns, nor in view of the previously presented obviousness arguments, why one would not consider in the range of nanometers to include 1-100 nm, or why one should consider this part of the range that may be considered obviously encompassed by Houston's generic teaching to be patently significantly different than any other part of Houston's range.

5.           Claims 1-11 & 13-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Bendernagel et al. ((6,800,518 B2), which incorporates PN 5,930,643 to Sadana et al. by reference), as discussed in section 7 of the action mailed 6/14/2007.

The applied reference has a common assignee & overlapping, but not identical inventors with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Applicants have not met the above stated criteria, nor have they presented any other arguments to overcome this rejection with respect to by Bendernagel et al. (6,800,518 B2), since they are supplied 131 affidavit was defective.

As previously discussed, Bendernagel et al. teach forming composite structures, which may include buried insulators (oxides), buried conductive & buried void plane structures, by forming a layer of porous silicon (or alternately forming vacancies or voids) in the surface region of a semiconductor substrate, such as silicon via electrolytic anodization with a HF-containing solution, where the porosity produced is mainly dependent on the current (~0.1-20 mA/cm<sup>2</sup>) & voltage (~0.1-10 volts typical, ~0.5-5 volts preferred) used, the HF concentration, and the dopant type & concentration in the wafer, and where thickness of the porous silicon layer may additionally depend on the time (~30 sec.-10 min., ~1-5 min.

more highly preferred) of anodization process. For this process Bendernagel et al. teach that the "semiconductor wafer needs to be doped, preferably but not necessarily with p-type doping atoms. When a **boron**-doped p-type wafer is employed, the dopant concentration of the wafer is typically from about 1E15 to about 1E19 atom/cm<sup>3</sup>..." (emphasis added, col. 6, lines 18-26). Next it is taught that a brief anneal in hydrogen ambient at elevated temperatures may be employed to eliminate open pores on the surface of the porous silicon layer, thereafter an epitaxial silicon (epi-Si) layer on the surface, then the composite substrate is ion implanted, where the ions employed may be oxygen ions, when a buried oxide is intended, or optionally may include nitrogen ions, or just nitrogen ions for an alternate buried insulator, or metal ions for a buried conductor or void planes. Masking may optionally be employed, with a HF-resistant material (photoresist) before the anodization step &/or a patterned mask for selective ion implantation before implanting, which masks are removed before deposition of the epi-Si or after ion implanting, respectively. Oxygen ion implanting may be in a single or multiple steps, continuous or pulsed, or combined with other ion implantation steps depending on desired structure. Oxygen implanting is taught to be via any conventional ion implantation apparatus, with any conventional ion implanting conditions employed, which are exemplified as O-ion dose from about 1E16-2E18 atoms/cm<sup>2</sup>, implantation energy from about 50 KeV-10 MeV, ion beam current density from about 0.05-500mA/cm<sup>2</sup>, and ion implantation temperature from about 480-650°C. More preferred oxygen ion implantation conditions are also given (~5E16-2E17 atoms/cm<sup>2</sup>, ~150-300 KeV, ~1.0-10 mA/cm<sup>2</sup>, ~550-600°C) as well as this high-temperature ion implantation step followed by a normal room temperature ion implantation step exemplified in prior art references. After the ion implanting step(s) high-temperature annealing is performed to transform the implanted oxygen regions into buried oxide regions, while regions that do not contain oxygen ions can be transformed into buried void layers or buried conductive regions. The high-temperature annealing is performed at temperatures of about 1300°C or greater, but less than the melting point of Si, which is 1415°C, and may be carried out in atmospheres of pure oxygen

Art Unit: 1792

(O<sub>2</sub>), oxygen mixed with an inert gas or N<sub>2</sub>, or either without oxygen, or vacuum. When annealing causes significant diffusion of dopants into the overlying silicon layer, a post hydrogen annealing process, which may use the same or different conditions (0.25-3 hours,  $\leq$  82 Torr H-ambient, T = 1100-1150°C) is then employed. Col. 9, lines 7-12 note that during annealing the porous silicon is consumed by the formation of the buried oxide/void, and that the epi-Si layer may be thinned by surface oxidation.

Bendernagel et al. teach that the thickness of various layers of the composite structure may vary depending on process conditions employed during fabrication, where typically the buried insulating region has a more highly preferred thickness from about 5-200 nm, and that the thickness of the buried insulating regions is dependent on device requirement and could be controlled by adjusting vertical depth of the porous silicon layer form during HF-anodization and the dose of the implanted ions. Particularly see the abstract; col. 2, lines 58-68; col. 3, lines 20-30 & 40-col. 4, line 44; col. 5, lines 10-15 & 27-39; col. 6, lines 17-col. 10, line 40, especially col. 6, lines 17-col. 7, lines 8 for doping & anodization, col. 7, lines 9-31 for H-anneal to eliminate open surface pores, col. 7, lines 32-44 for the epi-Si layer, typically monocrystalline structure ≡ single crystal, col. 7, lines 45-67 for masking, col. 8 for ion implanting & col. 9 for annealing.

With respect to applicants' claim 17, which is directed to specific parameters for a second oxygen implantation step, it is noted that Bendernagel et al's teachings on col. 8, lines 15-31 can be said to overlap with these parameters for their taught second implantation step at a normal room temperature, which is in the claimed temperature range for the second oxygen implantation, assuming that the other parameters employed for the second implantation can be any of the preceding taught parameters, which are overlapping with those claimed, or as suggested one may look at the exemplary art, such as USPN 5,930,643 by Sadana et al., which was **incorporated-by-reference**, that teaches forming buried oxide layers by creating a damaged buried region in a semiconductor substrate (Si) via oxygen ion implantation, possibly through a capping layer, using a low-dose ion implantation ( $\sim\geq 5E16$ ) at high temperatures about

Art Unit: 1792

≥ 200°C, plus a second yet lower ion dose implantation at same or different energies carried out at cryogenic temperatures to about 300°C at doses of about 2E14-4E15 ion/cm<sup>2</sup>. The ion implantation in Sadana et al. is followed by an oxidation step typically carried out in an inert ambient (N<sub>2</sub> or Ar) mixed with oxygen at temperatures from about 1300°C or higher, with optional further annealing of the oxidized structure (col. 2, lines 10-43), thus providing specific parameters for the two-step oxygen ion implantation alternative, which read on claim parameters and which are employed with oxidation & annealing procedures as taught and claimed.

6. Claims 1, 7 & 13-22 are rejected under 35 U.S.C. 102(b) as being anticipated by **Sadana et al.** (5,930,643), discussed above (sections 1+5) & previously in sections 7- 8 of the 6/14/2007action.

Given the above discussion in section 1 concerning porous & porosity as read in light of the specification, this rejection is maintained, with the addition of claim 7, such that the substrates' that have been treated to create vacancies must be considered inherently porous in light of applicants specification.

Applicants have previously argued (page 8 of 10/15/07 response) that oxygen ion implantation does not expressly or inherently caused voids in semiconductor substrates, but may provide amorphization, however given the definition of porous and applicants specification, as voids are claimed in the alternative with "vacancies" & taught in the specification to be equivalent, which one of ordinary skill in the art would clearly consider to be encompassed by the taught defects or damaged regions of Sadana et al. (643), as was previously discussed & not contradicted by the claim language as defined, and as vacancies are a type of defect or damage inherently caused by ion implantation, thus considered to be equivalent concepts or semantics differences.

As noted above & previously, Sadana et al. (643) has all the parameters to the claimed oxygen ion implanting & annealing steps, for producing buried oxide layers of thicknesses claimed. While Sadana et al. does not discuss providing a silicon-containing semiconductor material in the substrate that has a region with "vacancies or voids located therein" the initial ion implanting step which creates defects

with inherently include defects that may be described as "vacancies", as created defects would have been expected to include displacements of atoms in the silicon-containing substrate, thus vacancies.

Further note that while Sadana et al. (643) most explicitly discuss a 2-step procedure, their teachings are inclusive of "this low temperature/low dose ion implantation step may be carried out in either a single step with a single temperature or multiple steps with multiple temperatures, which range from about cryogenic to about 300°C or less", such that the multistep ion implantation procedure described thereby reads on applicant's claimed process, even if one considers the "providing..." step necessarily separate from the step of "implanting...", as the multistep sequence to produce the low temperature low dose implantation, encompasses or overlaps with those sets of applicants' oxygen ion implantation parameters.

As previously discussed, claimed temperatures for two oxygen ion implantations relate to Sadana et al. (discussed above in section 6), who is also directed to creating buried oxide regions in semiconductors via oxygen ion implantation, where the desirability of providing two different effects (buried **damage region & adjacent amorphous layer**) via use of two ion implantations differentiated by dosage & temperature, is taught for controlling resultant oxide thickness & properties (col. 2, lines 1-43+; col. 4, lines 7-29 for first ion implantation & lines 30-65 for second ion implantation; col. 6, lines 8-16 note that the **defect containing amorphous region** is believed to enhance oxygen diffusion into the silicon & combine with the first created damage layer during the annealing step to form the buried oxide region; figure 2 & col. 6, lines 47-59 this 2-step 2 temperature ion implantation taught to improve electrical & structural qualities of oxide layer & save implant time & wafer cost), hence noting claimed parameters & claimed multiple ion implantations as discussed in Sadana et al. for taught advantages in producing analogous buried oxide layers using analogous ion implantation with analogous subsequent annealing techniques. Also note that exemplary buried oxide region thicknesses via Sadana et al.'s process include 1000 Angstroms, i.e. 100 nm (example 1, specifically col. 7, lines 60-62), relate to claimed thicknesses for buried oxide layers in semiconductor substrate constructions.

Art Unit: 1792

7. It remains noted that, Sadana et al. (6,222,253 B1) is substantially equivalent to Sadana et al. (643), for purposes of the rejection, except that it only discusses the two-step ion implantation sequences, with analogous subsequent annealing steps, rather than also discussing the option multiple lower temperature & dose oxygen ion implantations subsequent to the initial oxygen ion implantation (summary, especially col. 2, line 49-col. 3, line 7; & col. 4, line 10-col. 5, line 37). However, it was particularly noted that Sadana et al. (253) substantiates the above arguments of including "vacancies" as types of defects created in the initial oxygen ion implantation step, since in col. 4, lines 40-49 oxygen ion implantations in doses of  $(3-5)10^{17}$  ion/cm<sup>2</sup> are explicitly taught to cause "Si damage clusters of Si atoms, Si in interstitial locations and Si vacancies with and/or without oxygen".

Roitman et al. (6,204,546 B1: abstract; summary; col. 2, line 44-col. 4, line 24) has substantially equivalent disclosure to Sadana et al. ((253) or (643)) for purposes of the rejection, except more similar to (253) & teach that the first ion implantation creates "silicon crystal and defect regions having stacking faults and dislocation defects" (col. 2, lines 56-57), where dislocation is considered to be substantially equivalent to vacancies, & discusses buried oxide layer thicknesses of 300-800 Å, (i.e. 30-80 nm).

8. Claims 1, 7 & 13-22 are rejected under 35 U.S.C. 102(e) as being anticipated by **Norcott et al.** ((6,486,037 B2), which is the child of PN 5,930,643 to Sadana et al & contains essentially the same teachings with respect to the claims as written), as previously discussed in section 11 of the action mailed 6/14/2007.

Given the above discussion in section 1 concerning porous & porosity as read in light of the specification, this rejection is maintained, with the addition of claims 7, such that the substrates that have been treated to create vacancies must be considered inherently porous in light of applicants' specification.

The applied reference has a common assignee & overlapping, but not identical inventors with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a

Art Unit: 1792

showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

The above conditions have not been met due to the defective declaration & the arguments put forth with respect to Sadana et al. (643) above in section 7, are also applicable here.

9.           Applicant's arguments filed 2/12/2008 & discussed above have been fully considered but they are not persuasive.

10.          Any inquiry concerning this communication or earlier communications from the examiner should be directed to Marianne L. Padgett whose telephone number is (571) 272-1425. The examiner can normally be reached on M-F from about 8:30 a.m. to 4:30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Meeks, can be reached at (571) 272-1423. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Marianne L. Padgett/  
Primary Examiner, Art Unit 1792

MLP/dictation software

3/30/2008